

# I/O Techniques

## EVALUATION SHEET

1. The five steps of a Programmed Data Transfer and five definitions are given below. Match each step with its definition. Then, in the column labeled Chronological Order, write a 1 next to the first step to be completed, a 2 next to the second step, etc., until the last step is reached.

Step	Definition	Chronological Order
I/O operation	<u>c</u>	<u>3</u>
Process Recycle	<u>e</u>	<u>5</u>
Conditional Loop	<u>b</u>	<u>2</u>
Ready Test	<u>d</u>	<u>1</u>
Ready Flag Reset	<u>a</u>	<u>4</u>

### Definitions

- Sets to 0 immediately after the INPUT instruction has been exhausted.
- Checks condition of ready flag to determine whether the program proceeds to the next step or re-executes the test instruction.
- Performed only after the ready flag is 1.
- Necessary because the CPU is much faster than peripheral devices.
- If the I/O operation is to be immediately repeated, the program loops back to the test instruction to wait until the device is ready again.

2. The five steps of a Program Interrupt Data Transfer and five definitions are given below. Match each step with its definition. Then, in the column labeled Chronological Order, write a 1 next to the first step to be completed, a 2 next to the second, etc., until the last step is reached.

Step	Definition	Chronological Order
Register Restored	<u>d</u>	<u>4</u>
Register Saved	<u>a</u>	<u>2</u>
Normal Execution Resumed	<u>e</u>	<u>5</u>
Program Interrupted	<u>c</u>	<u>1</u>
Device Handler Executed	<u>b</u>	<u>3</u>

#### Definitions

- Current program data is put aside in memory so that the CPU registers may be used during the data transfer.
- CPU goes to the interrupt vector to obtain address information, then moves on to the specified address and begins executing instructions.
- CPU receives a signal on the I/O bus from some device interface.
- CPU registers returned to their status at the time of the program interrupt.
- CPU picks up at the point where it was interrupted.

3. Indicate whether each of these statements refers to the polling method (P) or the multiple interrupt levels method (M) of establishing device priorities by writing the correct letter in the space provided.

Statement	P or M
Implemented by hardware via I/O bus.	<u>M</u>
Involves more costly hardware than the other method.	<u>M</u>
Less flexible if priorities are to be changed.	<u>M</u>
Easily changed if priorities require it because priority structure exists as a table.	<u>P</u>
Implemented by software via the device handler.	<u>P</u>
More efficient during execution because it is not necessary to search for the identity of the interrupting device.	<u>M</u>
Less efficient during execution because it requires the executing program to be interrupted before priority is determined.	<u>P</u>
Serves an interrupt request by testing each peripheral device until the initiating device is found.	<u>P</u>

4. The seven steps of a DMA Data Transfer and seven definitions are given below. Match each step with its definition. Then, in the column labeled Chronological Order, write a 1 next to the first step to be completed, a 2 next to the second step, etc.

Step	Definition	Chronological Order
Test Completion	<u>e</u>	<u>6</u>
Steal Memory Control	<u>g</u>	<u>3</u>
Program Initiates Transfer	<u>b</u>	<u>1</u>
Signal Completion	<u>a</u>	<u>7</u>
Test Device Readiness	<u>c</u>	<u>2</u>
Update Control Parameters	<u>f</u>	<u>5</u>
Transfer One Word	<u>d</u>	<u>4</u>

#### Definitions

- Interface informs the CPU that the transfer has been completed and the device is free.
- Only step *not* performed by the interface.
- Interface performs essentially the same check as described for Programmed Data Transfers.
- One unit of information is moved between the memory and the interface device.
- Interface checks to determine if all words have been transferred.
- Current address and word count updated to reflect the transfer of a word.
- CPU cannot utilize memory, only the interface can.

5. The table below compares the three I/O techniques discussed in this module. Complete the table by writing the correct letters in the spaces provided. (Note that several answers require two letters; a letter may be used more than once.)

Criterion	DMA		Programmed Data Transfers		Program Interrupts	
Advantages	b		c		a	d
Disadvantages	e	g	h	f	e	f
Transfer initiated by	j		j		i	
Transfer controlled by	i		j		j	

### Advantages

- a. Allows priorities to be established.
- b. Is an efficient way to transfer large data blocks.
- c. Allows for simple hardware interfaces.
- d. CPU does not wait for other devices.

### Disadvantages

- e. Hardware is expensive.
- f. Not efficient for large data blocks.
- g. Not efficient for small amounts of data.
- h. Wastes CPU time.

### Initiation/Control

- i. Hardware.
- j. Software.