## **Plaque Wording**

"System Flash," a flash memory chip architecture that is coupled to a dedicated controller and firmware to manage the memory cells so as to emulate a magnetic disk, was pioneered by Eli Harari and SanDisk. This architecture's evolution from NOR to multistate NAND flash enabled a new class of portable computing devices by displacing photographic film and magnetic and optical media, allowing ubiquitous access to personal data.

> (bronze plaque to be placed in the Visitors' Lobby in Bldg. 6 at SanDisk Headquarters in Milpitas, CA)

#### Abstract

Flash memory used for mass data storage has supplanted the photographic film and floppy disk markets. It has also largely replaced the use of magnetic tape, CD, DVD and magnetic hard disk drives (HDDs). This usage of Flash Memory has grown into a \$25 billion industry in the past 20 years by enabling digital cameras, MP3 players, smart phones and tablet PCs. Flash data storage allows for numerous read and write/erase cycles, many years of data retention and high density at low cost. This technology's stringent requirements were successfully achieved by applying Fowler-Nordheim tunneling through ~70 Angstrom (Å) tunnel oxide and sophisticated programming schemes. The vision for Flash in mass data storage applications was incubated in the mid-70s following studies of wear-out mechanisms in thin films of SiO<sub>2</sub>. A complementary system level approach was then developed to provide a self-correcting, highly managed memory which emulated an HDD, and which allowed for its use as an HDD replacement. The underlying force that drove the ubiquitous use of Flash memory in consumer electronics and mobile devices has been the phenomenal cumulative cost reductions that were achieved by combining the scalability of NAND flash with multi-bit cell storage. This has allowed advances in NAND Flash memory to outpace Moore's Law.

# IEEE Milestone Proposal: "Creating the Foundation for the Data Storage Flash Memory Industry" Invention of Fowler-Nordheim Electrical-Erasable-Programmable-Read-Only-Memory (FN EEPROM) [Refs. 1, 2, 3]

Non-volatile memory was in its infancy in the early 1970s, and was mainly used for the storage of executable program code. Study of the thermal oxide conduction and charge trapping mechanisms in Eli Harari's Ph.D. thesis *Charge Trapping Effects in Thin Films of Al*<sub>2</sub> $O_3$  and *SiO*<sub>2</sub> in 1973 [Ref. 1] led to a future understanding of the adjustments needed for non-volatile memory to become suitable for data storage applications.

The first ultra-violet-erasable floating gate EPROM was invented by Frohman Benchkowski at Intel in 1970, and it used a gate oxide at a range of 1000 Å. By exploring much thinner SiO<sub>2</sub> films in the 100 Å range at Hughes Microelectronics, Harari showed that, under high electric field conditions, electron conduction through these films was an efficient and reliable mechanism for both program and erase. The responsible phenomenon was indirect tunneling from the silicon conduction band to the SiO<sub>2</sub> conduction band, a quantum mechanical effect known as Fowler-Nordheim Tunneling, which was first discovered by Fowler and Nordheim many years earlier. This mode of conduction was important because 100 Å films of SiO<sub>2</sub> would support long-term retention of electrons trapped on a floating gate. This is in sharp contrast to the 25-30 Å films of SiO<sub>2</sub> that were employed in those days in MNOS/SONOS for direct tunneling of electrons from the silicon conduction band into interface traps, but which were generally unreliable and incapable of long-term retention of trapped electrons.

Not much was known in 1975 about  $SiO_2$  films in the 100 Å thickness range. These films were thought to be unreliable, and suffered from leakage and dielectric breakdown under high electric field. Harari's work at Hughes showed that  $SiO_2$  films in the 100 Å thickness range could be thermally grown with high quality, and were highly reliable as insulators. Furthermore, when high electric fields were applied across these films, they exhibited excellent electron conduction. However, they consistently exhibited catastrophic breakdown after a certain amount of charge was passed through them. It was shown that this was intrinsic oxide breakdown, unrelated to pinholes or other imperfections or contamination. Breakdown was invariably induced by electrons trapped in cumulatively generated new oxide traps under sufficiently high applied field conditions.

A new experimental technique was than developed to characterize and optimize these thin  $SiO_2$  films. Applying constant current conditions, two key parameters were then established: TBD, the time to breakdown under given constant current conditions; and  $\Delta VBD$ , the voltage shift VFB required to maintain the current constant up until breakdown, and which is representative of the cumulative trapped charge, QBD, at the onset of breakdown. This seminal work was published by the American Institute of Physics in its *Journal of Applied Physics* (JAP) in 1978 [Ref. 2].

These findings led directly to the development at Hughes of the first practical floating gate EEPROM, as published in US Patent 4,115,914, priority date March 26, 1976, issued Sept. 26, 1978, titled "Electrically Erasable Non-Volatile Semiconductor Memory" [Ref. 3]. This development relied on a thin SiO<sub>2</sub> layer to permit writing and erasing of floating gates through Fowler-Nordheim tunneling under appropriate voltage conditions applied between control gate and substrate.

In 1984, Toshiba's Masuoka invented Flash EEPROM, a simplified version of the floating gate EEPROM. In 1987, Masuoka followed up with the invention of NAND Flash, an architectural arrangement of memory cells which proved highly scalable. Now twenty-five years later, this invention still relies on  $SiO_2$  films in the thickness range of 70-85 Å to read, write and erase each NAND cell through the very same Fowler-Nordheim tunneling mechanism.

# Enabling High Reliability and High Density Flash Memory for Data Storage [Refs. 4, 5]

US patent 5,095,344, filed June, 8, 1988, issued Mar. 10, 1992, titled "Highly Compact EPROM and Flash EEPROM devices" [Ref. 4], taught a Flash EEPROM having a very high storage density (each cell storing more than one bit of information) and a long life (adaptive program and erase voltages to minimize oxide stress during cycling), "making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems."

US Patent 5,172,338, priority date April 13, 1989, issued Dec. 15, 1992, titled "Multi-state EEPROM Read and Write Circuits and Techniques" [Ref. 5], taught massively parallel programming of flash cells by applying stepped programming to designated multilevels while inhibiting further programming from correctly verified cells. These massively parallel program-inhibit circuit techniques became particularly powerful for overcoming write-speed bottlenecks. Without these techniques, practical multistate NAND (2, 3 and 4 bits-per-cell) would not be possible today. Multistate NAND is commonly known as MLC (Multi-Level Cell), as opposed to the one bit-per-cell SLC (Single-Level Cell).

# System Flash [Ref. 6]

US patent 5,297,148, priority date April 13, 1989, issued Mar. 22, 1994, titled "Flash EEPROM System" [Ref. 6], teaches "[a] system of Flash memory chips with controlling circuits [that] serves as a non-volatile memory such as that provided by magnetic disk drives," one of whose characteristics is the "ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defective cells becomes large, the whole sector is remapped." This invention represented a radically new concept which is called "system Flash," characterized by a new Flash memory chip architecture working cooperatively with a dedicated intelligent hardware/firmware controller.

The rationale was the need to overcome Flash memory's inherently unreliable nature in order to create an abstraction that made it appear to the user as a 100 percent reliable technology. This was accomplished through the use of a closed-loop controller to constantly monitor and repair the Flash memory arrays for the entire operating lifetime of the storage device.

A key feature of the '148 patent was a new physical partitioning of the flash memory arrays in a manner that resembled that of HDDs. Flash memory cells were arranged together in erasable sectors, with each sector having a partition dedicated to storing user data, and a "header" partition for use solely by the controller for managing all of the Flash memory cells and sectors. The resultant abstraction provided a logical-to-physical mapping to keep track of the ever-changing file addresses and links needed to manage the Flash memory cells.

## A Complete Flash System Solution

SanDisk's strategy was to develop and sell complete Flash system solutions consisting of proprietary Flash memory chips with physical sectors and headers, managed by a dedicated intelligent controller which emulated an HDD, and which was optimized for storing data and content rather than executable program code. The controller's role included the following:

- format the memory arrays,
- randomly access sectors and headers,
- implement on-the-fly ECC,
- apply dynamic defect management,
- enhance Flash system endurance by minimizing program/erase voltages based on the device's life cycle,
- level out the wear-out by tracking sector level "hot count,"
- write and verify multilevel cells,
- provide programmable reference cells, and
- numerous other proprietary tricks.

The controller also provided file management and a standard I/O interface that rendered it plugand-play compatible with, for example, IDE HDDs. A major side benefit was that SanDisk's frequent introduction of new generations of Flash memory, including transitioning from singlebit cells to multi-bit cells, was easily accommodated by controller firmware changes that were transparent to the user.

# Moore's Law Applied to Flash Scaling [Ref. 7]

Low cost is the most important requirement for mass consumer markets to take off. Moore's Law as applied to Flash scaling was executed and surpassed in the introduction of 17 new generations of flash technology over the past 21 years, with each generation doubling the number of memory bits per chip. Cost reductions were accelerated through the successful commercialization of 2 bits-per-cell (X2) and 3 bits-per-cell (X3) MLC technology. Today the vast majority of NAND flash memory bits sold by all suppliers relies on SanDisk's patented X2

and X3 technology. MLC has thus played an important role in NAND's cumulative 50,000X cost and price reductions between 1991 and 2012 [Ref. 7].

## Abandoning NOR, Adopting NAND

In 1998-1999 it became clear that NOR was reaching its scaling limits and that NAND was the most attractive candidate for further scaling and cost reduction as needed for data storage. SanDisk partnered with Toshiba, the original NAND inventor, to implement a successful cooperation of NAND Flash using SanDisk's MLC knowhow. The first jointly developed 1Gb NAND MLC chip was introduced in 2002. The doubling of data density continued almost every year thereafter, along with wide acceptance of MLC by the entire industry.

NAND Flash was initially considered to be a niche technology. It was serial, with very limited applications that included voice recorders. However, NAND proved to be ideally suited for data storage applications primarily because of its inherently superior scalability. This scalability came primarily from two factors. First, it offered highly regular memory arrays with highly efficient contacts and therefore almost a cross-point 4F2 cell. Second, it relied on highly efficient, extremely low current Fowler-Nordheim tunneling for both write and erase. This combination allowed the implementation of massive parallelisms in write and erase operations – a dramatic improvement in performance compared to NOR flash – and yet was easy on battery life for portable applications. NAND Flash is by far the dominant flash storage technology. The NAND Flash market quickly embraced MLC, which today represents approximately 90 percent of the NAND bits shipped.

## **Conclusion**

NAND's ability to emulate an HDD within System Flash, along with the cost benefit of MLC, has enabled new classes of devices and a sophistication that simply would not have been possible otherwise. Storage of data in Flash Memory, including digital content, has allowed access to digital photography and cell phones in portable products used in all walks of life worldwide. Ubiquitous access to personal data is now a reality.

Ref #	Date and Location	Reference Type	Reference Title	Significance	Applicable Excerpt
1	1973; Princeton, NJ	Princeton Univ. Ph.D. Thesis of Eli Harari	"Charge Trapping Effects in Thin Films of Al <sub>2</sub> O <sub>3</sub> and SiO <sub>2</sub> "	Study of thermal oxide conduction and charge trapping effects led to the future understanding of thin SiO <sub>2</sub> films later used in floating-gate EEPROM and Flash EEPROM	
2	1978; Hughes Aircraft, Newport Beach, CA and Irvine, CA	Journal of Applied Physics (JAP) paper	"Dielectric breakdown in electrically stressed thin films of thermal SiO <sub>2</sub> "	A novel technique enables many program/erase cycles and long data retention as needed for data storage application.	"A novel technique is described which was used to study the intrinsic breakdown mechanism in films of thermal $SiO_2$ in the thickness range of 30-300 Å. It was determined that high-field and high electron injection current conditions existing in the films just prior to breakdown result in the generation of a very high density of defects which behave electrically as stable electron traps [T]he breakdown mechanism is intimately related to the rate of generation of the electron traps." (Abstract)
3	Priority Date: 1976, Issued: 1978; Hughes Aircraft, Newport Beach, CA and Irvine, CA	US Patent 4,115,914	"Electrically Erasable Non- Volatile semiconductor Memory"	First practical Floating Gate EEPROM, teaching the use of Fowler Nordheim tunneling through relatively thin films of $SiO_2$ to rapidly program and erase a floating gate transistor while enabling long data retention and high endurance. This mechanism is used in all modern day NAND Flash	"The general purpose of this invention is to provide a new and improved non-volatile field effect memory structure and the fabrication process therefor, having most if not all, of the advantages and features of similarly employed devices and related processes, while eliminating many of the aforementioned disadvantages of prior art structures." (3:10-16)

Ref #	Date and Location	Reference Type	Reference Title	Significance	Applicable Excerpt
4	Filed: 1988, Issued: 1992; Los Altos, CA	US Patent 5,095,344	"Highly Compact EPROM and Flash EEPROM devices"	Flash EEPROM having a very high storage density (each cell storing more than one bit of information) and a long life (adaptive program and erase voltages to minimize oxide stress during cycling), "making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems." These Flash MLC and adaptive program/erase algorithms are the cornerstones of modern day flash-based SSDs, memory cards and USB sticks.	"An intelligent programming technique allows each memory cell to store more than the usual one bit of information. An intelligent erase algorithm prolongs the useful life of the memory cells. Use of these various features provides a memory having a very high storage density and a long life, making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems." (Abstract)
5	Priority Date: 1989, Issued: 1992; SunDisk Corp., Santa Clara , CA and Los Gatos, CA	US Patent 5,172,338	"Multistate EEPROM Read and Write Circuits and Techniques"	Massively parallel programming of flash cells by applying stepped programming to designated multilevels while inhibiting further programming from correctly verified cells. These massively parallel program-inhibit circuit techniques became particularly powerful for overcoming write-speed bottlenecks. Without these techniques, practical multistate NAND (2, 3 and 4 bits per cell) would not be possible today.	"Improvements in the circuits and techniques for read, write and erase of EEprom memory enable non-volatile multi-state memory to operate with enhanced performance over an extended period of time. In the improved circuits for normal read, and read between write or erase for verification, the reading is made relative to a set of threshold levels as provided by a corresponding set of reference cells" (Abstract)

Ref #	Date and Location	Reference Type	Reference Title	Significance	Applicable Excerpt
6	Priority Date: 1989, Issued: 1994; SunDisk Corp., Santa Clara, CA and Los Gatos, CA	US Patent 5,297,148	"Flash EEPROM System"	"A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives." (Abstract) This represented a radically new concept which was called "System Flash," and which was characterized by a new Flash memory chip architecture that worked cooperatively with a dedicated intelligent hardware/firmware controller.	"Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together Another improvement is the ability to remap and replace defective cells with substitute cells." (Abstract)
7	May 23, 2011; Monterey, CA	Proceedings of 3 <sup>rd</sup> IEEE International Memory Workshop (IMW)	The Non-Volatile Memory Industry – A Personal Journey	Eli Harari's recollections of his personal involvement as a device physicist from the early days of the non-volatile memory industry through the 22 years that he served as CEO of SanDisk Corp. (a company he co-founded in 1988).	

**Reference #2 (cover page)** 

#### Dielectric breakdown in electrically stressed thin films of thermal SiO<sub>2</sub>

Eli Harari

Newport Beach Research Center, Hughes Aircraft Company, Newport Beach, California 92663 (Received 8 August 1977; accepted for publication 8 November 1977)

A novel technique is described which was used to study the intrinsic breakdown mechanism in films of thermal SiO<sub>2</sub> in the thickness range 30-300 Å. It was determined that high-field and high electron injection current conditions existing in the films just prior to breakdown result in the generation of a very high density of defects which behave electrically as stable electron traps. These traps are most likely generated close to the injecting electrode. The internal field in the oxide due to trapped electrons can approach  $3 \times 10^7$  V/cm which appears to be the maximum field strength which Si-O bonding can withstand. At all temperatures between 77 and 393 "K, the breakdown mechanism is intimately related to the rate of generation of the electron traps. No evidence was found to support the impact ionization breakdown model. The technique is also described as a tool for yield measurements, with important implications for long-term reliability of MOS IC's.

PACS numbers: 77.50.+p, 73.60.Hy, 73.40.Qv, 72.20.Ht

#### I. INTRODUCTION

The rapid development of MOS technology has spurred a considerable interest in the dielectric instabilities in electrically stressed thin films of thermally grown SiO<sub>2</sub>. This is a major reliability problem in MOS LSI and will become one of the limiting factors for maximum chip size in high-density high-performance shortchannel MOS VLSI.

The majority of related work reported in the past few years1 has dealt with large-area effects primarily related to pinholes and weak oxide spots. Because breakdown occurs first in these localized regions, their occurrence obscures phenomena associated with the intrinsic oxide breakdown mechanism. Previous researchers have, in general, relied on a self-healing breakdown technique2-5 to isolate the intrinsic oxide breakdown from early breakdown events. The present paper describes a new technique which was used with considerable success to gain a clearer understanding of the mechanisms related to intrinsic oxide breakdown. The distinguishing feature of this new technique is that the oxide is stressed under a condition of constant oxide current, rather than constant or ramped gate voltage. This ensures a constant electric field at the charge-injecting electrode, independent of charge trapping which may occur in the oxide under the highfield conditions prevailing just prior to breakdown. Measurements were carried out on a very large number of oxide capacitors (more than 10000 samples from many wafer lots), to ensure valid statistical data and to isolate unusual events. The effective oxide area under stress was kept very small, thereby almost completely eliminating the probability for the occurrence of early breakdowns through pinholes and other localized gxide imperfections. Oxide thicknesses examined were limited to the 30-300-Å range.

A model is proposed which qualitatively describes the mechanisms leading to intrinsic oxide breakdown. The model suggests that breakdown is closely related to the observed generation of a very high density of defects in the stressed oxide. These defects act as efficient and stable electron traps. No evidence was found to support the impact-ionization breakdown model.  ${}^{\mathfrak{s},\,\mathfrak{l}}$ 

#### II. DEFINITION OF TERMS

Three basic parameters are used in the present study to characterize the oxide films. Each thin-oxide capacitor was stressed at a gate voltage so as to maintain a specified oxide current I,  $V_{in}(I)$  is the voltage required initially on the gate to achieve an oxide current I. Under continuous electrical stress, charge is trapped in the oxide, necessitating a change in  $V_{in}(I)$  in order to maintain  $I_* \Delta V_{BD}(I)$  is the measured change in gate voltage just prior to breakdown, i.e.,  $V_{BD}(I) = V_{final}(I) - V_{in}(I)$ . Its magnitude is proportional to the density and spatial distribution of the charge trapped in the oxide, its sign being negative for net trapping of holes and positive for net trapping of electrons.  $T_{BD}(I)$  is the measured time to breakdown at the constant current I, + I denotes injection of electrons from the Si substrate into the oxide, while - I denotes injection of electrons from the polysilicon gate electrode into the oxide,

#### **III. EXPERIMENTAL PROCEDURE**

A schematic of the automated test station used for data collection in these experiments is shown in Fig. 1. An HP 9830A desk calculator was programmed to control the electrical measurements, record the data, and perform statistical analysis. A digitally controlled power supply provided a prescribed constant oxide current I. The voltage required to maintain this conduction current was monitored on a DVM with a high-inputimpedance op-amp buffer. The HP 9830A controlled an Electroglas semiautomatic wafer probe station, and each experiment typically involved breakdown measurements of 100-120 capacitors across the entire area of a 2-in, wafer. For each such measurement, probe contact was made with the probe at zero voltage relative to the substrate. The power supply was then ramped at a rate of 2 V/msec up to the voltage Vin(I). With a constant current I now flowing through the oxide, the voltage was sampled at 80-msec intervals, compared with

2478 J. Appl. Phys. 49(4), April 1978

0021-8979/78/4904-2478\$01.10

© 1978 American Institute of Physics 2478

Downloaded 16 Jan 2011 to 24.130.145.22. Redistribution subject to AIP license or copyright; see http://jap.aip.org/about/rights\_and\_permissions

Reference #3 (cover page)

Ur	nited S	tates Patent [19]		[11]	4,115,91
Har	rari			[45]	Sep. 26, 197
	NON-VOL MEMORY		conductor Memories" S cal Papers. Rapp; "Silicon on Saj Magazine (1/15/73), pp.	pphire" H	
	Inventor:		Primary Examiner-Ger	ald A. Do	
[73]	Assignee:	Hughes Aircraft Company, Culver City, Calif.	Attorney, Agent, or Firm- MacAllister	5	
[21]	Appl. No.:	770,346	1.1	STRACT	
[22]	Filed:	Feb. 22, 1977	A non-volatile semicond ing a dual gate field effec cally floating gate acts a	t transisto	or in which an election
	Rela	ted U.S. Application Data	insulating layer of an a	appropriat	te dielectric materi
[62]	Division of	Ser. No. 671,183, Mar. 26, 1976.	separates the floating gat transistor. A predeterm	ined secti	on of this insulatin
[51] [52] [58]	U.S. Cl	H01L 29/78 29/571 arch	termined section of the transfer of charges betw	close to a transistor, een the tra	corresponding pred , thus facilitating th ansistor substrate ar
[56]		References Cited	the gate. When charges through tunneling or av	reach the alanche ir	e floating gate eith njection, they are e
3.04	U.S. 1 65.652 2/19	PATENT DOCUMENTS	trapped and stored there	, thus prov	viding memory in th
	65,652 2/19 16,588 4/19		charges is maintained in	n the tran	sistor even after th
	FOREIG	N PATENT DOCUMENTS	field inducing force is re removing the charges fro	moved. E om the flo	rasing is achieved b ating gate by rever
49-4	69,091 7/	(1974 Japan.	tunneling through the r gion.		
	OT	HER PUBLICATIONS			
Tickl	le et al; "Ele	ctrically Alterable Nonvolatile Semi-		6 Drawing	g Figures
Tickl	ie et al; "Ele		0		g Figures
Tick	ie et al; "Ele	ectrically Alterable Nonvolatile Semi-	12 Claims, 1		g Figures
Tick	le et al; "Ele	ectrically Alterable Nonvolatile Semi-	12 Claims, 1		g Figures
Tickl	le et al; "Ele	ectrically Alterable Nonvolatile Semi-	12 Claims, 1		g Figures
Tickl	le et al; "Ele	ectrically Alterable Nonvolatile Semi-	12 Claims, 1		g Figures

**Reference** #4 (cover page)

United States Patent [19][11] Patent Number:5,095,344Harari[45] Date of Patent:Mar. 10, 1992[54] HIGHLY COMPACT EPROM AND FLASH EEPROM DEVICESof the IEEE International Electron Device Meeting, Dec. 1984, pp. 480-483.[76] Inventor:Eliyahou Harari, 2320 Friars La., Los Altos, Calif. 94022of the IEEE International Electron Device Meeting, Dec. 1984, pp. 480-483.[76] Inventor:Eliyahou Harari, 2320 Friars La., Los Altos, Calif. 94022of the IEEE International Electron Device Meeting, Dec. 1984, pp. 480-483.[76] Inventor:Eliyahou Harari, 2320 Friars La., Los Altos, Calif. 94022of the IEEE International Electron Device Meeting, Dec. 1984, pp. 480-483.[71] Appl. No.:204,175[22] Filed:Jun. 8, 1988[51] Int. Cl. <sup>5</sup> H01L 29/10; H01L 29/40[52] U.S. Cl	United States Patent [19]       [11] Patent Number: 5,095,344         Harari       [43] Date of Patent: Mar. 10, 1992         [54] HIGHLY COMPACT EPROM AND FLASH EEPROM DEVICES       [56] Date of Patent: Mar. 10, 1992         [76] Inventor: Eliyahou Harari, 2320 Friars La. Los Altos, Calif. 94022       [77] Appl. No.: 204,175         [27] Filed: Jun. 8, 1988       [51] Int. Cl. <sup>3</sup> HOIL 29/78; HOIL 27/01; HOIL 29/70; HOIL 27/04; HOIL 29/70; HOIL 27/04; ST/223, 357/421, 357/425, 357/234, 357/235, 3								
[54] HIGHLY COMPACT EPROM AND FLASH EEPROM DEVICES       (16)         [54] HIGHLY COMPACT EPROM AND FLASH EEPROM DEVICES       of the IEEE International Electron Device Meeting, Dec. 1984, pp. 480-483.         [76] Inventor: Eliyabou Harari, 2320 Friars La, Los Altos, Calif. 94022       of the IEEE International Electron Device Meeting, Dec. 1984, pp. 480-483.         [76] Inventor: Eliyabou Harari, 2320 Friars La, Los Altos, Calif. 94022       of the IEEE International Electron Device Meeting, Dec. 1984, pp. 480-483.         [71] Int. CL3       H01L 29/78; H01L 27/01; H01L 29/76; 101L 29/74       The IEEE International Electron Device Meeting, Dec. 1984, pp. 480-483.         [72] VI.S. CL.       357/235, 357/231, 537/35, 357/231, 537/35       Stripp Polysilicon Technology", Digest of Technical Paper, IEEE International Solid-State Circuits Confer- ence, Feb. 1985, pp. 168-169, p. 335.         [76] References Cited U.S. PATENT DOCUMENTS       357/235, 357/231, 537/335, 4319,68, 57/1982 Gossey, Jr. et al. 357/235, 4448,769 12/1983 Kao et al. 357/235, 4465,299 8/1983 Hazani 4485,266 12/1984 Kawa at 357/235, 351,31985 European Pat. 07, 357/235, 351,31985 European Pat. 07, 357/235, 351,31985 European Pat. 07, 357/235, 351,3198 4/1988 Japan 357/235, 351,3198 4/1988 Japan 357/235,3198 4/1988 Japan 357/235, 351,3198 4/1988 Japan 357/235	141 art101101[54] HIGHLY COMPACT EPROM AND FLASH EEPROM DEVICES $of he IEEE International Electron Device Meeting. Dec1984, pp. 480-483.[76] Inventor: Elyabou Harari, 2320 Friars La,Los Altos, Calif. 94022of he IEEE International Electron Device Meeting. Dec1984, pp. 480-483.[71] Appl. No.: 204,175Sile Sall Folding Gate for High-Density and HighSectors 357/235, 357/81, 357/81, 357/81, 357/83, 357/81, 357/81, 357/81, 357/83, 357/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/81, 37/83, 37/234, 41, 35, 442, 39, 1988[73] Reference CitedU.S. PATENT DOCUMENTSSinachias et al., "A New High-Spect Source Scient PiceScient and Striggion Technology", IEEE Journal ofSold State Circuits, Oct. 1987, vol. SC-22, No. 5, ppGr6-683.[74] Mill 1983 Miccoi et al.357/233, 41, 357/81, 37/233, 41, 357/81, 37/83, 37/234, 41, 357/83, 37/234, 41, 357/83, 37/234, 41, 357/83, 37/234, 41, 357/83, 41, 37/233, 41, 33, 41, 31, 1988 Wort et al.[75] Reference CitedU.S. PATENT DOCUMENTS(43), 1988 Wort et al.357/233, 41, 357/83, 21, 22, 33, 37/43, 37/43, 37/234, 41, 357/43, 37/234, 41, 357/433, 37/234, 41, 357/433, 37/234, 41, 357/433, 37/234, 41, 357/433, 37/835, 21, 338, 41, 74, 128K Flash EEPROM UsingDouble-Polysition Technology", IEEE Journal of Sold State Circuits, Oct. 1987, vol. SC-22, No. 5, ppGr6-683.(71) Mill State Circuits, 1988 Wort et al.357/235, 41, 32, 357/234, 41, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 357/235, 41, 33, 41, 357/235, 41, 33, 41, 357/235, 41, 357/235, 41, 357/235, 41, 357/235, 41,$	Unit	ed Sta	ates Pa	atent	[19]	[11]	US005095344. Patent Number:	5,095,344
<ul> <li>FEPROM DEVICES</li> <li>FEPROM DEVICES</li> <li>FIPROM DEVICES</li> <li>Inventor: Elyahou Harari, 2320 Friars La, Los Altos, Calif. 94022</li> <li>Appl. No.: 204,175</li> <li>Filed: Jun. 8, 1988</li> <li>Int. Cl.<sup>5</sup></li></ul>	<ul> <li>FEPROM DEVICES</li> <li>FIEPROM DEVICES</li> <li>Field State St</li></ul>	Harari					[45]	Date of Patent:	Mar. 10, 1992
4,503,5193/1985Arakawa357/23.54,577,2153/1986Stewart et al.357/23.54,663,2298/1988Hazani357/23.54,763,2998/1988Hazani365/73.54,763,2998/1988Hazani365/73.54,763,2998/1988Hazani365/73.54,852,0627/1989Baker et al.357/23.54,935,3786/1990Mori437/43FOREIGN PATENT DOCUMENTS00471533/1982European Pat. Off.357/23.502192414/1987European Pat. Off.357/23.502192414/1987European Pat. Off.357/23.562-1653707/1987Japan357/23.563-0931584/1988Japan357/23.563-0931584/1988Japan357/23.5OTHER PUBLICATIONSS.Tanaka et al., "A Programmable 256K CMOSS. Tanaka et al., "A Programmable 256K CMOSEPROM with On-Chip Test Circuits", 1984 ISSCCDigest of Technical Papers, pp. 148–149.H. A. R. Wegener, "Endurance Model for Textured-Poly Floating Gate Memories", Technical DigestH. A. R. Wegener, "Endurance Model for Textured-Poly Floating Gate Memories", Technical Digest15 Claims, 28 Drawing Sheets	<ul> <li>4,503,519 3/1985 Arakawa 357/23.5</li> <li>4,577,215 3/1986 Stewart et al. 357/23.5</li> <li>4,665,417 5/1987 Lam 357/23.5</li> <li>4,763,298 8/1988 Hazani 357/23.5</li> <li>4,935,378 6/1999 Moti 357/23.5</li> <li>4,935,378 6/1999 Moti 357/23.5</li> <li>4,935,378 6/1990 Moti 357/23.5</li> <li>60,7153 3/1982 European Pat. Off. 357/23.5</li> <li>60,215241 4/1987 European Pat. Off. 357/23.5</li> <li>61,63570 7/1987 Japan 357/23.5</li> <li>62,165370 7/1987 Japan 357/23.5</li> <li>63,093158 4/1988 Japan 357/23.5</li> <li>63,093158 4/1988 Japan 357/23.5</li> <li>64,163370 7/1987 Japan 357/23.5</li> <li>64,163370 7/1987 Japan 357/23.5</li> <li>62,165370 7/1987 Japan 357/23.5</li> <li>62,165370 7/1987 Japan 357/23.5</li> <li>64,16370 7/1987 Japan 357/23.5</li> <li>64,163870 r/1987 Japan 357/23.5</li> <li>64,1988 Japan 357/23.5</li> <li>64,1988 Japan 357/23.5</li> <li>64,1988 Japan 357/23.5</li> <li>64,1988 Japan 357/23.5</li> <li>65,093158 4/1988 Japan 357/23.5</li> <li>64,1988 Japan 357/23.5</li> <li>77,1987 Japan 357/23.5</li> <li>77,1987 Japan 357/23.5</li> <li>7884 et al. "A Programmable 256K CMOS</li> <li>EPROM with On-Chip Test Circuits", 1984 ISSCC</li> <li>Diget of Technical Papers, pp. 148–149.</li> <li>H. A. R. Wegener, "Endurance Model for Textured-Poly Floating Gate Memories", Technical Digest</li> <li>789</li> <li>780</li> <li>780</li></ul>	<ul> <li>[54] HI EE</li> <li>[76] Inv</li> <li>[21] A<sub>I</sub></li> <li>[22] Fii</li> <li>[51] Inv</li> <li>[52] U.</li> <li>[58] Fia</li> <li>[56]</li> <li>4,33</li> <li>4,36</li> <li>4,37</li> <li>4,412</li> <li>4,46</li> </ul>	PROM D1 rentor: E L pl. No.: 2 ed: J . Cl. <sup>3</sup> 357/23. id of Searc U.S. PA 	EVICES liyahou Har os Altos, Ca 04,175 un. 8, 1988 H0 H0 3; 357/41; 3 h References C TENT DO( 2 Gosney, J 2 Harari 3 Kuo et al. 3 Miccoli et 3 Guterman 4 lizuka	ari, 2320 Fr alif. 94022 11 29/78; H 11 29/10; 1 	iars La., 101L 27/01; 101L 29/40 5; 357/23.1; 53; 365/185 ; 23.1, 23.3, 4, 41, 53, 45 	of the IEH 1984, pp. Y. Mizuta a Side-W -Perform pp. 635-6 F. Masuc Triple Pr Papers, II ence, Feb A. T. Wy gramming tion", 198 G. Sama Double-I Solid Stat 676-683.	EE International Electron 480-483. all Floating Gate for Hi ance Device", 1985 IE 38. oka et al., "A 256K F olysilicon Technology' EEE International Solid 1985, pp. 168-169, p. u et al., "A Novel Hig g EPROM Structure w 86 IEDM Technical Dig chisa et al., "A 128K F Polysilicon Technology te Circuits, Oct. 1987, v (List continued on ne Examiner—Andrew J. J. Frominer—Daniel Kin	n Device Meeting, Dec lew EPROM Cell with igh-Density and High- CDM Technical Digest, Digest of Technical -State Circuits Confer 335. h-Speed, 5-Volt Pro- ith Source-Side Injec est, pp. 584-587. Tash EEPROM Using y", IEEE Journal of vol. SC-22, No. 5, pp ext page.)
H. A. R. Wegener, "Endurance Model for Tex- tured-Poly Floating Gate Memories", <i>Technical Digest</i> 15 Claims, 28 Drawing Sheets	H. A. R. Wegener, "Endurance Model for Tex- tured-Poly Floating Gate Memories", Technical Digest 15 Claims, 28 Drawing Sheets	4,48 4,50 4,57 4,66 4,79 4,80 4,85 4,93 00 02 58-02 58	(769 12/198 (519 3/198 (215 3/198 (417 5/198 (417 5/198 (543 1/199 (555 12/199 (555 12/199 (555 12/199 (552 7/199 (5378 6/195 (5378 6/195 (5378 6/195 (5378 6/195 (5370 7/199 (5370 7/199) (5370 7/199 (5370 7/199) (5370 7/199) (537	4 Simko 5 Arakawa 6 Stewart el 8 Wolf et al 8 Hazani 8 Wu et al. 9 Masuoka 9 Baker et a 0 Mori PATENT i 12 European 13 Japan 13 Japan 13 Japan 13 Japan 13 Japan 13 Japan 13 Japan 13 Japan 13 Japan 14 Japan 15 Japan 15 Japan 15 Japan 15 Japan 15 Japan 16 Japan 17 Japan 18 Japan 18 Japan 19 Japan 10 Japan	al. DOCUMEN Pat. Off. Pat. Off. Pat. Off. CATIONS ammable 2: Circuits", 1 (48-149.	357/23.5 357/25	Attorney, Hsue [57] Structure use of ele (EPROM mable re channel a of elemen provide s proyrami store mo intelligen memory memory life, maki in place	Agent, or Firm—Majes: ABSTRAC is, methods of manufac ectrically programmability (i) and flash electrically ad only memories (EI and other cell configurants and cooperative pro- self-alignment of the el- ming technique allows re than the usual one in the rase algorithm prolor cells. Use of these vari- having a very high stor- ing it narticularly useful	tic, Parsons, Siebert & T turing and methods of le read only memorie: erasable and program- EPROM) include splii titions. An arrangemeni ocesses of manufacture lements. An intelligen each memory cell to bit of information. Ar- ngs the useful life of th- ous features provides a rage density and a long as a solid state memory.
	Nia     TR     789     787     784     784     784       T25     T25     T25     782     1322     782       T82a     T512     11     192     782       T82a     T512     11     192     782       T82a     T82a     192     1932a     782       T82a     T82a     192     1932a     782       T83     p< SUBSTRATE	H. A.	R. Wegen	er, "Endur	ance Mode nories", Tech	hnical Digest	YEALST YO	15 Claims, 28 Draw	ring Sheets
								••	
Y and the second se									

Version of September 9, 2011

Reference #5 (cover page)

			US005172338A	
United S	tates Patent [19]	[11]	Patent Number:	5,172,33
Mehrotra et	al.	[45]	Date of Patent:	Dec. 15, 199
[54] MULTI-SI CIRCUITS	TATE EEPROM READ AND WRITE AND TECHNIQUES	4,870,6	31 2/1989 Shannon et a 18 9/1989 Iwashita	365/20
[75] Inventors:	Sanjay Mehrotra, Milpitas; Eliyahou Harari, Los Gatos; Winston Lee, San Francisco, all of Calif.	Primary E: Attorney, A Hsue	xaminer—Alyssa H. Bo Igent, or Firm—Majestic	wler c, Parsons, Siebert &
[73] Assignee:	Sundisk Corporation, Santa Clara, Calif.	[57] Improvem	ABSTRACT ents in the circuits and	techniques for read
[21] Appl. No.:	508,273	write and e	erase of EEprom memory memory to operate w	ry enable non-volati ith enhanced perfo
[22] Filed:	Apr. 11, 1990	mance ove	r an extended period of	time. In the improve
Rela	ted U.S. Application Data	erase for y	r normal read, and reading	is made relative to
[63] Continuation	on-in-part of Ser. No. 337,579, Apr. 13,	set of thre	shold levels as provide erence cells which clo	d by a correspondin
1989.	C11C 7/00- C11C 29/00-	adjustmen	t for the variations pres	ented by the memor
	G11C 7/00; G11C 29/00; G11C 16/04	cells has it	e embodiment, each Fl s own reference cells fo	or reading the cells
[52] U.S. Cl		the sector.	and a set of reference of	ells also exists for the
[58] Field of Se	arch	another er	mory chip acting as a nbodiment, the reading	is made relative to
	365/189.07, 189.09, 201, 228, 104, 195; 371/21.4	set of thr	eshold levels simultane ny current mirror circu	ously by means of
[56]	References Cited	or erase c	ircuits, verification of	the written or erase
	PATENT DOCUMENTS	data is dor time and a	te in parallel on a group a circuit selectively inh	o of memory cells at abits further write of
	1981 Bell et al	erase to th	ose cells which have be	en correctly verifie
4,612,629 9/	1986 Harari 365/185	state after	rovements includes pro erase, independent and	variable power supp
4,752,929 6/	1988 Giebel	for the co	ntrol gate of EEprom r	nemory cells.
4,779,272 10/ 4,799,195 1/	'1988 Kohda et al		47 Claims, 21 Drawin	ng Sheets

Reference #6 (cover page)

Ent [19] Los Gatos; Robert ose; Sanjay s, all of Calif. ion, Santa Clara, b Data Apr. 13, 1989, aban- <b>G06F 11/00</b> 771/10.2; 371/10.1; 371/10.3; 365/200 71/10.2; 371/40.1; 371/40.1; 365/200 HENTS 371/40.1	improvement is the ability to remap and replace de tive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash se becomes large, the whole sector is remapped. Yet other improvement is the use of a write cache to react the number of writes to the Flash EEprom mem that the minimum the store to the device from mem
Los Gatos; Robert ose; Sanjay s, all of Calif. ion, Santa Clara, h Data Apr. 13, 1989, aban- 	[11] Patent Number:       5,297,1         [45] Date of Patent:       Mar. 22, 19         4,796,233       1/1989       Awaya et al.       371/         4,920,518       4/1990       Nakamura et al.       371/         4,949,309       8/1990       Rao       365         Primary Examiner—Robert W. Beausoliel, Jr.       Assistant Examiner—Ly V. Hua       Attorney, Agent, or Firm—Majestic, Parsons, Siebert Hsue         [57]       ABSTRACT         A system of Flash EEprom memory chips with comiling circuits serves as non-volatile memory such as provided by magnetic disk drives. Improvements clude selective multiple sector erase, in which any or binations of Flash sectors may be erased together. lective sectors among the selected combination also be de-selected during the erase operation. Ano improvement is the ability to remap and replace detive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash se becomes large, the whole sector is remapped. Ye other improvement is the use of a write cache to react the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from undiversion.
ose; Sanjay s, all of Calif. ion, Santa Clara, i Data Apr. 13, 1989, aban- 	<ul> <li>4,796,233 1/1989 Awaya et al</li></ul>
ose; Sanjay s, all of Calif. ion, Santa Clara, i Data Apr. 13, 1989, aban- 	<ul> <li>4,920,518 4/1990 Nakamura et al</li></ul>
ose; Sanjay s, all of Calif. ion, Santa Clara, i Data Apr. 13, 1989, aban- 	Primary Examiner—Robert W. Beausoliel, Jr.         Assistant Examiner—Ly V. Hua         Attorney, Agent, or Firm—Majestic, Parsons, Sieber         Hsue         [57]       ABSTRACT         A system of Flash EEprom memory chips with comling circuits serves as non-volatile memory such as provided by magnetic disk drives. Improvements clude selective multiple sector erase, in which any obinations of Flash sectors may be erased together. lective sectors among the selected combination also be de-selected during the erase operation. And improvement is the ability to remap and replace de tive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash see becomes large, the whole sector is remapped. Yei other improvement is the use of a write cache to reate the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from unimizing the stress to the device from unimis the device from unimizing the stress to the device
<b>Data</b> Apr. 13, 1989, aban- <b>G06F 11/00</b> <b>371/10.2; 371/10.1;</b> 371/10.2; 365/200 71/10.2; 10.1, 10.3, 371/40.1; 365/200 <b>IENTS</b> 	Attorney, Agent, or Firm-Majestic, Parsons, Sieber Hsue         [57]       ABSTRACT         A system of Flash EEprom memory chips with comling circuits serves as non-volatile memory such as provided by magnetic disk drives. Improvements clude selective multiple sector erase, in which any obinations of Flash sectors may be erased together. lective sectors among the selected combination also be de-selected during the erase operation. Ano improvement is the ability to remap and replace de tive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash see becomes large, the whole sector is remapped. Yee other improvement is the use of a write cache to react the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from unimizing the stress to the device from the device from the device from unimizing the stress to the device from the devi
Apr. 13, 1989, aban- 	A system of Flash EEprom memory chips with com ling circuits serves as non-volatile memory such as provided by magnetic disk drives. Improvements clude selective multiple sector erase, in which any of binations of Flash sectors may be erased together. lective sectors among the selected combination also be de-selected during the erase operation. And improvement is the ability to remap and replace de tive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash se becomes large, the whole sector is remapped. Yet other improvement is the use of a write cache to ree the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from un
Apr. 13, 1989, aban- 	Ing circuits serves as non-volatile memory such as provided by magnetic disk drives. Improvements clude selective multiple sector erase, in which any of binations of Flash sectors may be erased together. lective sectors among the selected combination also be de-selected during the erase operation. And improvement is the ability to remap and replace de tive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash se becomes large, the whole sector is remapped. Yet other improvement is the use of a write cache to rea the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from un
Apr. 13, 1989, aban- 	provided by magnetic disk drives. Improvements clude selective multiple sector erase, in which any of binations of Flash sectors may be erased together. lective sectors among the selected combination also be de-selected during the erase operation. And improvement is the ability to remap and replace de tive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash se becomes large, the whole sector is remapped. Yet other improvement is the use of a write cache to rea the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from un
G06F 11/00 371/10.2; 371/10.1; 371/10.3; 365/200 71/10.2; 10.1, 10.3, 371/40.1; 365/200 IENTS 	binations of Flash sectors may be erased together. lective sectors among the selected combination also be de-selected during the erase operation. And improvement is the ability to remap and replace de tive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash se becomes large, the whole sector is remapped. Ye other improvement is the use of a write cache to re- the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from un-
071/10.2; 371/10.1; 371/10.3; 365/200 71/10.2; 10.1, 10.3, 371/40.1; 365/200 HENTS 	improvement is the ability to remap and replace de tive cells with substitute cells. The remapping is formed automatically as soon as a defective cell is tected. When the number of defects in a Flash se becomes large, the whole sector is remapped. Yet other improvement is the use of a write cache to ree the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from un
371/40.1; 365/200 IENTS	tected. When the number of defects in a Flash se becomes large, the whole sector is remapped. Yet other improvement is the use of a write cache to rea the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from un
ENTS	becomes large, the whole sector is remapped. Yet other improvement is the use of a write cache to red the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from un
	the number of writes to the Flash EEprom mem thereby minimizing the stress to the device from un
	going too many write/erase cycling.
	4 Claims, 5 Drawing Sheets
Cont Em Bus	31 TROLLER 35 FLASH EEPROM ARRAY - 29 - 29 - 29 - 29 - 29 - 27 VICE(S)
1	